STG Decomposition: Avoiding Irreducible CSC Conflicts by Internal Communication
نویسندگان
چکیده
منابع مشابه
Attacking complexity in logic synthesis of asynchronous circuits
Most of the microelectronic circuits fabricated today are synchronous, i.e. they are driven by one or several clock signals. Synchronous circuit design faces several fundamental challenges such as high-speed clock distribution, integration of multiple cores operating at different clock rates, reduction of power consumption and dealing with voltage, temperature, manufacturing and runtime variati...
متن کاملDetecting State Coding Conflicts in STG Unfoldings Using SAT
The behaviour of asynchronous circuits is often described by Signal Transition Graphs (STGs), which are Petri nets whose transitions are interpreted as rising and falling edges of signals. One of the crucial problems in the synthesis of such circuits is that of identifying whether an STG satisfies the Complete State Coding (CSC), Unique State Coding (USC), or normalcy (a necessary condition for...
متن کاملComponent Refinement and CSC Solving for STG Decomposition
STGs give a formalism for the description of asynchronous circuits based on Petri nets. To overcome the state explosion problem one may encounter during circuit synthesis, a nondeterministic algorithm for decomposing STGs was suggested by Chu and improved by one of the present authors. In this paper it is studied how CSC solving (which is essential for circuit synthesis) can be combined with de...
متن کاملA Technique to Automate STG Analysis and Refinement for CSC and Normalcy
Signal Transition Graph (STG) is a well-known form of specifying the system behavior along with the behavior of its environment. Normalcy has recently gained the circuits designers’ attention as an STG property, which guarantees that the behavior given by STG is implementable by a circuit composed of negative or positive gates without input inverters. This contributes to the circuit robustness ...
متن کاملOn the CSC Property of Signal Transition Graph Specifications for Asynchronous Circuit Design
This paper proposes a new approach for asynchronous logic synthesis from Signal Transition Graph (STG) speci cations. The Complete State Coding (CSC) property of STGs is a necessary condition to get a circuit implementation from an STG. We present a novel method to check the CSC property of STGs. We also discuss some heuristics which automatically modify the STG so that the CSC property is sati...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007